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ABSTRACT 
 
 
 
 
The output of a DC to AC converter circuit is not a pure sine wave. To overcome this 
problem, a technique called sinusoidal pulse width modulation (SPWM) is used. 
Generation of SPWM requires a carrier wave and a reference wave. The reference wave 
is typically a sine wave. Many algorithms have been proposed in the past to optimize the 
generation of the sine wave but the most suitable scheme uses a lookup table (LUT).  In 
this project the SPWM is implemented using a field programmable gate array (FPGA) 
where discrete sine values are stored as lookup table in the FPGA. The challenge here is 
developing an algorithm to minimize the size of the LUT specifically and the FPGA, as 
a whole. Three SPWM designs are proposed in the project using the VHDL hardware 
descriptive language. Simulations are done using Mentor Graphic’s ModelSim SE 6.4 
and the synthesis tool is Altera’s Quartus II Web Edition version 9.1. The proposed 
designs use two approaches, namely, the symmetrical properties of the sine wave to 
reduce the LUT size and also improvements in the programming codes to reduce the use 
of logic elements. Each of the proposed synthesized designs uses less than 40% of logic 
elements compared to the designs from previous works.  
 
 
 
 
 
 
v 
 
 
 
 
ABSTRAK 
 
 
 
 
Keluaran litar penukar arus terus (AT) ke arus ulangalik (AU) bukanlah merupakan 
suatu gelombang asli sinus. Untuk mengatasi masalah ini, satu kaedah yang dikenali 
sebagai sinusoidal pulse width modulation (SPWM) telah digunakan. Penghasilan 
SPWM memerlukan gelombang pembawa dan gelombang rujukan. Lazimnya 
gelombang rujukan adalah merupakan gelombang sinus. Banyak algoritma telah 
diketengahkan untuk mengoptimakan penghasilan gelombang sinus namun kaedah yang 
paling sesuai digunakan adalah kaedah lookup table (LUT). Di dalam projek ini, 
implementasi SPWM menggunakan field programmable gate array (FPGA)  di mana 
nilai-nilai diskrit sinus disimpan dalam bentuk jadual yang dirujuk. Cabarannya di sini 
adalah menghasilkan satu algoritma untuk meminimakan saiz LUT khususnya, dan 
FPGA secara keseluruhannya.  Dalam projek ini, tiga rekabentuk SPWM telah 
diketengahkan mengunakan bahasa perkakasan deskriptif VHDL. Simulasi dilakukan 
dengan menggunakan ModelSim SE 6.4 Mentor Graphic dan sintesis dilakukan dengan 
Quartus II Altera versi 9.1 edisi web. Setiap rekabentuk yang diketengahkan 
menggunakan pendekatan sifat simmetri gelombang sinus bagi  meminimakan saiz LUT 
dan  menghalusi   teknik kode pemrograman bagi mengurangkan penggunaan elemen 
logik. Setiap rekabentuk yang diketengahkan ini menggunakan kurang daripada 40% 
elemen logik berbanding dengan rekabentuk terdahulu.  
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CHAPTER 1 
 
 
 
 
INTRODUCTION 
 
 
 
 
1.1 Overview 
 
 
 The use of DC/AC converters in applications such as renewable energy, motor 
drive control and uninterruptible power supply has become dominant in power 
electronics conversions. The output produced from the dc/ac converter has two major 
drawbacks. One is that the output consists of rectangular pulses. Also, the harmonic 
content is high. Pulse Width Modulation (PWM) is normally employed to overcome 
these problems (Meng et al., 2010). The problem with a DC/AC converter circuit is that 
since it uses a switching strategy, the output waveform understandably consists of 
rectangular chunks (Austin and Drury, 2013). A typical output voltage  is shown in 
Figure 1.  
 
Figure 1.1  Inverter output 
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  Though the rectangular output is adequate for some applications, for most 
applications, a sinusoidal output is the ideal requirement. Making the output to be as 
close as possible to a sine wave has also the advantage of reducing the output harmonic 
content (Barnes, 2003).   
 
 
 The rectangular output can be made closer to a sinusoid by using a scheme based 
on  pulse width modulation (PWM). In this scheme, the on-off periods of the inverter 
switching devices are determined at certain switching points such that the output will 
consist of pulses with width varying in a sinusoidal manner.      
 
 
  
 
1.2 Background of the Study 
 
  
 Many PWM techniques have been developed in the past few years. They are 
designed for applications in high power converters or for particular configurations. For 
example, selective harmonic elimination (SHEPWM) is used for complete control of 
voltage over harmonics (Gourisetti and Patangia, 2013; Espinoza et al., 2001). The 
space vector modulation(SVPWM) may be used to reduce switching frequency for a 
given harmonic frequency (Maha and Faouzi, 2013;   Barbi and Batista, 2010). 
 
 
 Carrier techniques have been shown to be efficient  in converter systems with 
multi-module. The most common carrier PWM is the sinusoidal pulse width modulation. 
(SPWM) (Song and Jones, 1999). 
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 The SPWM generator may be physically realized using various technology but 
the most popular and preferred implementation uses a field programmable gate array 
(FPGA).  The two most prime advantages for choosing an FPGA include the ability to 
reprogram and thus redesign the SPWM generator many times within a short period of 
time and a cheaper design cost (Sudha and Khatir, 2013) 
 
 
 
 
1.3 Problem Statement 
 
 
Sinusoidal pulse width modulation involves the generation of two interacting 
waves, namely, a reference wave and a high-frequency carrier wave. The reference wave 
is typically a sine wave and the carrier wave is normally a triangular wave. The primary 
concern here is the generation of the sine waveform. Generating sine wave digitally 
through the use of lookup tables (LUTs) is a well known and widely accepted method 
due to its simplicity and quick programming (Salazar et al., 2011). The LUT method is 
very fast and suitable for high speed system (Baozhong and Tiequn, 2011).  
  
 
However, a key issue with using the look-up table method  is power 
consumption, since a digital waveform with a bigger frequency will increase the Read-
only-Memory (ROM) size and this may increase the power consumption (Mashayekhi et 
al., 2008; Gan et al.,2009; Veredas and Pfleiderer, 2006; Hao Li et al., 2009). 
Consequently many researches have been conducted that aimed at  reducing the ROM 
size (Meher, 2010; Dickin and Shannon, 2010; Azizi and Najm, 2005). 
 
 
1.4 Project Questions 
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 This project will attempt to answer the following questions: 
i. What is the drawback of using FPGA in SPWM design? 
ii. How may FPGA be used to design an SPWM? 
iii. How efficient is the design technique proposed in this project?   
   
 
 
 
1.5 Project Aim and Objectives 
 
 
 The aim of the project is to improve on the design of a sinusoidal pulse width 
modulation (SPWM) generator. The objectives of the project are : 
i. To study the inefficient use of resources in the FPGA-based SPWM design. 
ii. To design an FPGA-based SPWM.  
iii. To evaluate the resource usage of the proposed FPGA-based SPWM design.    
 
 
 
 
1.6 Scope and Limitation   
 
 
 The study uses the VHDL language for the hardware description tool, Mentor 
Graphic’s ModelSim simulator and Altera’s Quartus II web edition for design synthesis.. 
The FPGA device chosen is Altera’s Cyclone II FPGA  Thus, all the evaluation results 
obtained will be reflected by and are limited to only a specific device from a particular 
manufacturer and do not represent other available and more recent devices  in term of 
overall performances. In addition to that, since only one output frequency is considered 
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(50 Hz), synthesis results of the SPWM design are limited to and cover only one 
particular frequency.  
 
  
 
 
1.7 Significance of the Study       
 
 
 Most modern AC variable speed drives are based on  power electronic switches which 
can be turned ON and OFF by low power control circuits connected to their control gates. Also,   
many microcontrollers and digital signal processors (DSPs)  are already equipped with 
on-chip PWM controllers. These two facts make the study of SPWM more relevant. 
Also, because of the combination of electronic and magnetic components in a switching 
power supply, computer simulation plays a vital role in creating a successful design. 
Finally, since the design is FPGA-based, the design has the flexibility to be improved in 
the future by simply modifying and reprogramming the existing design codes.   
 
 
 
 
1.8 Summary 
 
 
 This chapter discusses on some of the important aspects related to the design of a 
sinusoidal pulse width modulation generator and the issues involved with the design. 
Chapter 2 of the project report will discuss on the literature review. Chapter 3 will 
discuss on the methodology used in the design. Chapter 4 discusses on design and 
development and chapter 5 discusses on the results and discussions.  Finally, the 
conclusions are covered in chapter 6. 
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